presenting a fault tolerant mechanism for buffering fault in network on chips

as technology scales deep into the nanometer regime, on-chip communication becomes more susceptible to transient noise sources, such as crosstalk, external radiation, and spurious voltage spikes. the network on chip s modularity and reusability has brought about the use of error control methods to address transient errors in network on chip links.in this work, we design a fault tolerance router with efficient area and power dissipated. actually, we exploit the free virtual channel to store the redundant data. virtual channel is used for deadlock avoidance it can be implement as 2, 4 or 8 channel. the almost time we can find a free channel that we can use in fault tolerance mechanism. we describe the proposed architecture with vhdl and implemented with synopsis compiler design. we use analytical model to evaluate the fault tolerance. the result shows that we improve the dynamic power dissipation, area, and reliability.